February 2001 Revised August 2001 '4LCXH16373 Low Voltage 16-Bit Transparent Latch with Bushold

FAIRCHILD

SEMICONDUCTOR

74LCXH16373 Low Voltage 16-Bit Transparent Latch with Bushold

General Description

The LCXH16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable $\overline{(OE)}$ is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The LCXH16373 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCXH16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

The LCXH16373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data input at a valid logic level.

Features

- 5V tolerant control inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- \blacksquare 5.4 ns t_{PD} max (V_{CC} = 3.3V), 20 μ A I_{CC} max
- Bushold on inputs eliminates the need for external pull-up/pull-down resistors
- Power down high impedance outputs
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance: Human body model > 2000V Machine model > 200V
- Also available in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Ordering Code:

Order Number	Package Number	Package Description
74LCXH16373GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74LCXH16373MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCXH16373MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagrams

Pin Assignm	nent for SSOP a	
0e ₁	1 48	— LE ₁
0 ₀ —	2 47	— I ₀
0 ₁ —	3 46	
GND —	4 45	
0 ₂ —	5 44	-
0 ₃ —	6 43	Ũ
v _{cc} —	7 42	
0 ₄ —	8 41	- I ₄
0 ₅ —	9 40	Ű
GND —	10 39	
ş	11 38 12 37	v
°7 —	13 36	- ¹ 7
0 ₈ — 0 ₉ —	14 35	v
GND —	15 34	5
0 ₁₀ —	16 33	
010 011	17 32	10
v _{cc} —	18 31	
0 ₁₂ —	19 30	
0 ₁₃ —	20 29	12
GND -	21 28	
0 ₁₄ —	22 27	— 1 ₁₄
0 ₁₅ —	23 26	— 4 ₁₅
OE ₂	24 25	- LE ₂
-		
Pin As	signment for F	BGA
_	1 2 3 4 5	6
∢	00000	0
	00000	ŏl
	00000	-
	00000	ŏI
	00000	ŏI
	00000	ŏ I
σ	00000	ŏI
Ξ	00000	XI .
		XI
Ĺ	00000	\circ
ſ	Top Thru View)	
```		
	Top Thru View)	
	iop minu view)	
	iop min view)	
	iop minu view)	
	iop minu view)	
	iop min view)	
	iop mia view)	

### **Pin Descriptions**

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I ₀ —I ₁₅	Bushold Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	LE ₁	NC	I ₀
В	0 ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	0 ₆	0 ₅	GND	GND	۱ ₅	I ₆
E	0 ₈	0 ₇	GND	GND	۱ ₇	۱ ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	0 ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	$\overline{OE}_2$	LE ₂	NC	I ₁₅

#### **Truth Tables**

	Inputs		Outputs
LE ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
L	L	Х	O ₀
	Inputs		Outputs
LE ₂	OE ₂	I ₈ —I ₁₅	0 ₈ –0 ₁₅
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
		х	O ₀


 $\begin{array}{c} - & - & - \\ H = HIGH \ Voltage \ Level \\ L = LOW \ Voltage \ Level \\ X = Immaterial \\ Z = High \ Impedance \\ O_0 = Previous \ O_0 \ before \ HIGH-to-LOW \ transition \ of \ Latch \ Enable \\ \end{array}$ 

#### **Functional Description**

The LCXH16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### Logic Diagrams



 $\begin{array}{c} \begin{array}{c} \begin{array}{c} \\ \\ \\ \end{array}\end{array}$ 

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74LCXH16373

#### Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +7.0		V	
VI	DC Input Voltage $I_0 - I_{15}$ $\overline{OE}_n, LE_n$			V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 4)	v	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
lок	DC Output Diode Current	-50	V _O < GND	m ^	
		+50	$V_{O} > V_{CC}$	mA	
0	DC Output Source/Sink Current	±50		mA	
сс	DC Supply Current per Supply Pin	±100		mA	
GND	DC Ground Current per Ground Pin	±100		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

### Recommended Operating Conditions (Note 5)

Symbol	Parameter			Max	Units	
V _{CC}	Supply Voltage	Operating	2.0	3.6	V	
		Data Retention	1.5	3.6	v	
VI	Input Voltage		0	V _{CC}	V	
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V	
		3-STATE	0	5.5	v	
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24		
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA	
		$V_{CC}=2.3V-2.7V$		±8		
T _A	Free-Air Operating Temperature		-40	85	°C	
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V	

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 5: Floating or unused control inputs must be HIGH or LOW.

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Farameter	Conditions	(V)	Min	Max	Units
VIH	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
VIL	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		I _{OH} = 8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2	
		I _{OL} = 8 mA	2.3		0.6	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
կ	Input Leakage Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		±5.0	μA

Cumhal	Parameter	Conditions	V _{CC}	T _A = -40°C	C to +85°C	Units
Symbol	Parameter	Conditions	(V)	Min	Max	Units
I _{I(HOLD)}	Bushold Input Minimum	$V_{IN} = 0.7V$	2.3	45		
	Drive Hold Current	V _{IN} = 1.7V	2.3	-45		μA
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$	3.0	-75		
I _{I(OD)}	Bushold Input Over-Drive	(Note 7)	2.7	300	300	
	Current to Change State	(Note 8)	2.1	-300		
		(Note 7)	3.6	450		μA
		(Note 8)	3.0	-450		
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.6		±5.0	μΑ
I _{OFF}	Power-Off Leakage Current	$V_0 = V_{CC}$	0		10	μA
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 - 3.6		20	μA
		$3.6V \le V_O \le 5.5V$ (Note 6)	2.3 - 3.6		±20	μА
∆l _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μA

Note 6: Outputs disabled or 3-STATE only.

Note 7: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 8: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

#### **AC Electrical Characteristics** $\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C}$ to +85°C, $\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$ $V_{CC}=\textbf{2.5V}\pm\textbf{0.2V}$ $V_{CC}=3.3V\pm0.3V$ $V_{CC}=2.7V$ Symbol Units Parameter $C_L = 50 \ pF$ $C_L = 50 \text{ pF}$ $C_L = 30 \text{ pF}$ Min Max Min Max Min Max Propagation Delay 6.5 t_{PHL} 1.5 5.4 1.5 5.9 1.5 ns I_n to O_n 1.5 5.4 1.5 5.9 1.5 6.5 t_{PLH} Propagation Delay 1.5 5.5 1.5 6.4 1.5 6.6 t_{PHL} ns LE to On 1.5 5.5 1.5 6.4 1.5 6.6 t_{PLH} Output Enable Time t_{PZL} 1.5 6.1 1.5 6.5 1.5 7.9 ns 7.9 1.5 6.1 1.5 6.5 1.5 t_{PZH} Output Disable Time 1.5 1.5 6.3 1.5 7.2 t_{PLZ} 6.0 ns 1.5 6.0 1.5 6.3 1.5 7.2 t_{PHZ} t_S Setup Time, In to LE 2.5 2.5 3.0 ns Hold Time, In to LE t_H 1.5 1.5 2.0 ns LE Pulse Width 3.0 3.0 t_W 3.5 ns Output to Output Skew (Note 9) 1.0 t_{OSHL} ns 1.0 tOSLH


Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (to_SHL) or LOW-to-HIGH (to_SLH). Parameter guaranteed by design.


### **Dynamic Switching Characteristics**


Symbol	Parameter	Conditions	V _{CC}	$T_A = 25^{\circ}C$	Units
Symbol	Faraneter	conditions	(V)	Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	-0.6	v


### Capacitance


Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10 MHz	20	pF











⁷⁴LCXH16373 Low Voltage 16-Bit Transparent Latch with Bushold